




MCS-51 Modos de direccionamiento




Immediate Addressing Mode



Direct Addressing Mode



Register Addressing Mode



Indirect Addressing Mode

MCS-51 Conjunto de instrucciones aritméticas

ADD A,7FH (direct addressing)
ADD A,@R0 (indirect addressing)
ADD A,R7 (register addressing)
ADD A,#127 (immediate constant)

Table 2. A List of the MCS[®]-51 Arithmetic Instructions

Mnemonic	Operation	Addressing Modes				Execution Time (μs)
		Dir	Ind	Reg	Imm	
ADD A,<byte>	$A = A + \text{<byte>}$	X	X	X	X	1
ADDC A,<byte>	$A = A + \text{<byte>} + C$	X	X	X	X	1
SUBB A,<byte>	$A = A - \text{<byte>} - C$	X	X	X	X	1
INC A	$A = A + 1$	Accumulator only				1
INC <byte>	$\text{<byte>} = \text{<byte>} + 1$	X	X	X		1
INC DPTR	$DPTR = DPTR + 1$	Data Pointer only				2
DEC A	$A = A - 1$	Accumulator only				1
DEC <byte>	$\text{<byte>} = \text{<byte>} - 1$	X	X	X		1
MUL AB	$B:A = B \times A$	ACC and B only				4
DIV AB	$A = \text{Int}[A/B]$ $B = \text{Mod}[A/B]$	ACC and B only				4
DA A	Decimal Adjust	Accumulator only				1

MCS-51 Conjunto de instrucciones lógicas

ANL A,7FH (direct addressing)
 ANL A,@R1 (indirect addressing)
 ANL A,R6 (register addressing)
 ANL A,#53H (immediate constant)

Table 3. A List of the MCS[®]-51 Logical Instructions

Mnemonic	Operation	Addressing Modes				Execution Time (μs)
		Dir	Ind	Reg	Imm	
ANL A,<byte>	A = A .AND. <byte>	X	X	X	X	1
ANL <byte>,A	<byte> = <byte> .AND. A	X				1
ANL <byte>,#data	<byte> = <byte> .AND. #data	X				2
ORL A,<byte>	A = A .OR. <byte>	X	X	X	X	1
ORL <byte>,A	<byte> = <byte> .OR. A	X				1
ORL <byte>,#data	<byte> = <byte> .OR. #data	X				2
XRL A,<byte>	A = A .XOR. <byte>	X	X	X	X	1
XRL <byte>,A	<byte> = <byte> .XOR. A	X				1
XRL <byte>,#data	<byte> = <byte> .XOR. #data	X				2
CRL A	A = 00H				Accumulator only	1
CPL A	A = .NOT. A				Accumulator only	1
RL A	Rotate ACC Left 1 bit				Accumulator only	1
RLC A	Rotate Left through Carry				Accumulator only	1
RR A	Rotate ACC Right 1 bit				Accumulator only	1
RRC A	Rotate Right through Carry				Accumulator only	1
SWAP A	Swap Nibbles in A				Accumulator only	1

MCS-51 Conjunto de instrucciones de transferencia de datos

Table 4. A List of the MCS[®]-51 Data Transfer Instructions that Access Internal Data Memory Space

Mnemonic	Operation	Addressing Modes				Execution Time (μs)
		Dir	Ind	Reg	Imm	
MOV A, <src>	A = <src>	X	X	X	X	1
MOV <dest>, A	<dest> = A	X	X	X		1
MOV <dest>, <src>	<dest> = <src>	X	X	X	X	2
MOV DPTR, #data16	DPTR = 16-bit immediate constant.				X	2
PUSH <src>	INC SP : MOV "@SP", <src>	X				2
POP <dest>	MOV <dest>, "@SP" : DEC SP	X				2
XCH A, <byte>	ACC and <byte> exchange data	X	X	X		1
XCHD A, @Ri	ACC and @Ri exchange low nibbles		X			1

Table 5. A List of the MCS[®]-51 Data Transfer Instructions that Access External Data Memory Space

Address Width	Mnemonic	Operation	Execution Time (μs)
8 bits	MOVX A, @Ri	Read external RAM @Ri	2
8 bits	MOVX @Ri, A	Write external RAM @Ri	2
16 bits	MOVX A, @DPTR	Read external RAM @DPTR	2
16 bits	MOVX @DPTR, A	Write external RAM @DPTR	2

Table 6. The MCS[®]-51 Lookup Table Read Instructions

Mnemonic	Operation	Execution Time (μs)
MOVC A, @A+DPTR	Read Pgm Memory at (A+DPTR)	2
MOVC A, @A+PC	Read Pgm Memory at (A+PC)	2



MCS-51 Conjunto de instrucciones lógicas

**Table 7. A List of the MCS[®]-51
Boolean Instructions**

Mnemonic	Operation	Execution Time (μs)
ANL C,bit	C = C .AND. bit	2
ANL C,/bit	C = C .AND. .NOT. bit	2
ORL C,bit	C = C .OR. bit	2
ORL C,/bit	C = C .OR. .NOT. bit	2
MOV C,bit	C = bit	1
MOV bit,C	bit = C	2
CLR C	C = 0	1
CLR bit	bit = 0	1
SETB C	C = 1	1
SETB bit	bit = 1	1
CPL C	C = .NOT. C	1
CPL bit	bit = .NOT. bit	1
JC rel	Jump if C = 1	2
JNC rel	Jump if C = 0	2
JB bit,rel	Jump if bit = 1	2
JNB bit,rel	Jump if bit = 0	2
JBC bit,rel	Jump if bit = 1; CLR bit	2

MCS-51 Conjunto de instrucciones de salto

Table 8. Unconditional Jumps in MCS[®]-51 Devices

Mnemonic	Operation	Execution Time (μ s)
JMP addr	Jump to addr	2
JMP @A+DPTR	Jump to A+DPTR	2
CALL addr	Call subroutine at addr	2
RET	Return from subroutine	2
RETI	Return from interrupt	2
NOP	No operation	1

Table 9. Conditional Jumps in MCS[®]-51 Devices

Mnemonic	Operation	Addressing Modes				Execution Time (μ s)
		Dir	Ind	Reg	Imm	
JZ rel	Jump if A = 0	Accumulator only				2
JNZ rel	Jump if A \neq 0	Accumulator only				2
DJNZ <byte>,rel	Decrement and jump if not zero	X		X		2
CJNE A,<byte>,rel	Jump if A \neq <byte>	X			X	2
CJNE <byte>,#data,rel	Jump if <byte> \neq #data		X	X		2

MCS-51 Herramientas de diseño

- Intel ApBUILDER
- Compilador A51
- Pascal-51
- BASCOM-8051
- Programadores
- Emuladores

